mirror/86Box
1
0
Fork 0
mirror of https://github.com/86Box/86Box.git synced 2026-02-23 18:08:20 -07:00
Code Issues Packages Projects Releases Activity
Files
e44e60c660367dac89088366f96f362785cda268
86Box/src/chipset
History
OBattler e44e60c660 Fixed the fourth batch of problems.
2020-01-15 05:24:33 +01:00
..
acc2168.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00
acer_m3a.c
Added the IBM 5161 ISA expansion for PC and XT;
2019-09-20 14:02:30 +02:00
ali1429.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00
chipset.h
Finished the VIA machine.
2020-01-14 02:14:39 +01:00
headland.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00
intel_4x0.c
Added CPU external cache enable/disable for the SiS 471, SiS 496/497, and Intel 4x0 chipsets.
2019-10-21 03:47:44 +02:00
neat.c
Fixed the third batch of problems.
2020-01-15 04:58:28 +01:00
opti495.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00
scat.c
Fixed the fourth batch of problems.
2020-01-15 05:24:33 +01:00
sis_85c50x.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00
sis_85c471.c
Added CPU external cache enable/disable for the SiS 471, SiS 496/497, and Intel 4x0 chipsets.
2019-10-21 03:47:44 +02:00
sis_85c496.c
Added CPU external cache enable/disable for the SiS 471, SiS 496/497, and Intel 4x0 chipsets.
2019-10-21 03:47:44 +02:00
via_mvp3.c
Fixes from OBattler
2020-01-13 18:50:12 -06:00
wd76c10.c
Redid the SCAT ROMCS handling again (required changes in mem.c/h), fixes #435.
2019-10-19 01:24:42 +02:00