mirror/86Box
1
0
Fork 0
mirror of https://github.com/86Box/86Box.git synced 2026-02-24 02:18:20 -07:00
Code Issues Packages Projects Releases Activity

remove some oboslete code

Browse Source
This commit is contained in:
starfrost013
2025-03-11 18:06:57 +00:00
parent ca6a7c4f37
commit ce207fef85
2 changed files with 1 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/video/nv/nv3/nv3_core.c
View File

@@ -213,10 +213,6 @@ void nv3_mmio_write32(uint32_t addr, uint32_t val, void* priv)
}
nv3_mmio_arbitrate_write(addr, val);
// This may get around the riva shredding its own cache
//nv3_pfifo_cache0_pull();
//nv3_pfifo_cache1_pull();
}
// PCI stuff

6
src/video/nv/nv3/nv3_core_arbiter.c
View File

@@ -103,9 +103,6 @@ uint32_t nv3_mmio_arbitrate_read(uint32_t address)
ret = nv3_vram_read(address);
else if (address >= NV3_USER_START && address <= NV3_USER_END)
ret = nv3_user_read(address);
// RAMIN is handled by a separate memory mapping in PCI BAR1
//else if (address >= NV3_RAMIN_START && address <= NV3_RAMIN_END)
//ret = nv3_ramin_arbitrate_read(address); // RAMHT, RAMFC, RAMRO etc dettermined by nv3_ramin_* function
else
{
nv_log("MMIO read arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x [returning 0x00]\n", address);
@@ -167,8 +164,7 @@ void nv3_mmio_arbitrate_write(uint32_t address, uint32_t value)
nv3_vram_write(address, value);
else if (address >= NV3_USER_START && address <= NV3_USER_END)
nv3_user_write(address, value);
else if (address >= NV3_RAMIN_START && address <= NV3_RAMIN_END)
nv3_ramin_arbitrate_write(address, value); // RAMHT, RAMFC, RAMRO etc is determined by the nv3_ramin_* functions
//RAMIN is its own thing
else
{
nv_log("MMIO write arbitration failed, INVALID address NOT mapped to any GPU subsystem 0x%08x\n", address);